Logical effort : designing fast CMOS circuits / Ivan Sutherland, Robert Sproull, David Harris.
By: Sutherland, Ivan Edward
.
Contributor(s): Sproull, Robert F | Harris, David (David F.).
Material type: 
TextPublisher: San Francisco, Calif. : Morgan Kaufmann Publishers, c1999Description: xv, 239 p. : ill. ; 24 cm.ISBN: 1558605576.Subject(s): Metal oxide semiconductors, Complementary -- Design and construction | Logic design | Delay faults (Semiconductors)DDC classification: 621.3815/2 Online resources: Publisher description | Table of contents
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
Library, College of Informatics and Virtual Education (CIVE) General Collection | TK7871.99.M44 S88 1999 (Browse shelf) | Available | 7629 |
Includes bibliographical references (p. [233]) and index.
There are no comments for this item.